A New Hybrid Approach Of Embedded Application Validation

In this paper, we suggest certain approach of validation of an embedded application. The presented methodology is divided on several layers, we can transit from one level to another level by refining. The first level represents abstraction associated to the application and the lowest level concerns FPGA implementation. The methodology is illustrated by an application based on GMM model and its hardware implementation.